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As a means of dynamically reconfiguring the synaptic weight of a superconducting optoelectronic
loop neuron, a superconducting flux storage loop is inductively coupled to the synaptic current bias
of the neuron. A standard flux memory cell is used to achieve a binary synapse, and loops capable
of storing many flux quanta are used to enact multi-stable synapses. Circuits are designed to im-
plement supervised learning wherein current pulses add or remove flux from the loop to strengthen
or weaken the synaptic weight. Designs are presented for circuits with hundreds of intermediate
synaptic weights between minimum and maximum strengths. Circuits for implementing unsuper-
vised learning are modeled using two photons to strengthen and two photons to weaken the synaptic
weight via Hebbian and anti-Hebbian learning rules, and techniques are proposed to control the
learning rate. Implementation of short-term plasticity, homeostatic plasticity, and metaplasticity in
loop neurons is discussed.
I. INTRODUCTION
Information processing systems with differentiated
processing, information integration, and distributed
memory modeled after biological neural systems are ap-
pealing as tools for understanding neural and nonlinear
dynamical systems as well as for computation in contexts
requiring complex contextualization and dynamic learn-
ing. In such neural systems [1, 2], the synaptic weights
between nodes in the network are crucial memory ele-
ments that affect dynamics and computation [3–6]. For
some applications, it is important to have a means by
which a user can interface with the system to externally
control the synaptic weights to implement learning algo-
rithms [7]. In other applications, it is desirable for the
synaptic weights to dynamically update based on net-
work activity in an unsupervised manner. It is beneficial
for a hardware platform to be capable of both.
It has been proposed [8, 9] that combining the
strengths of light for communication and superconduct-
ing electronics for efficient computation offers a route
to large-scale neural systems. A circuit that transduces
single-photon communication signals to integrated super-
current has been described in Ref. 10. In that reference,
a means to modify the synaptic weight via a bias current
(Isy) was identified. The present work explores circuits
that dynamically control Isy.
The circuits implemented to control Isy should meet
several criteria: 1) Transition between the minimum and
maximum values of Isy should be possible with a specified
number of increments to control the learning rate; 2) The
circuit should not be able to set Isy outside of this range
so that simple update rules or training algorithms do not
result in excessively large synaptic weights; 3) It should
be possible to cycle the value of Isy from minimum to
maximum and back repeatedly without degradation; 4)
In addition to a means by which the synaptic weights can
be incremented by an external supervisor, there should
be a means by which correlated photon signals from the
two neurons associated with a synapse can strengthen
or weaken the synaptic weight depending on the rela-
tive arrival times of the signals from the two neurons;
5) Within this unsupervised mode of operation, synaptic
update events should be induced by single-photon signals
to fully exploit the energy efficiency of the superconduct-
ing optoelectronic hardware; 6) The transition probabil-
ity between synaptic states should also be dynamically
adjustable based on photonic signals to achieve meta-
plastic behavior. This paper explores circuit designs sat-
isfying all these criteria.
A schematic of the neuron under consideration is
shown in Fig. 1(a). Operation is as follows. Photons from
afferent neurons are received by single-photon detectors
(SPDs) [11–15] at a neuron’s synapses. Using Josephson
junctions (JJs) [16–18], these detection events are con-
verted into an integrated supercurrent that is stored in a
superconducting loop. The amount of current added to
the integration loop during a synaptic photon detection
event is determined by the synaptic weight. The synaptic
weight is dynamically adjusted by another circuit com-
bining SPDs and JJs. When the integrated current from
all the synapses of a given neuron reaches a threshold, an
amplification cascade begins, resulting in the production
of light from a waveguide-integrated LED. The photons
thus produced fan out through a network of passive di-
electric waveguides and arrive at the synaptic terminals
of other neurons where the process repeats.
The dashed box in Fig. 1(a) encloses the synaptic
weight control circuits that are the focus of this work.
These signals add or remove flux from a storage loop,
which is inductively coupled to the current bias line, Isy.
This loop is referred to as the synaptic storage (SS) loop
(Fig. 2), and the flux stored in this loop functions as the
memory for the synapse.
The circuits described in this work modify Isy in ei-
ther a supervised manner using JJs or unsupervised man-
ner using SPDs in conjunction with JJs. Qualitative
explanation of the memory update process in shown in
Fig. 1(b) for supervised learning and in Fig. 1(c) for un-
supervised learning. For the simplest binary synapse, a
ar
X
iv
:1
80
5.
01
93
7v
4 
 [c
s.N
E]
  3
 Ju
l 2
01
8
2time
(ii)
sy
n
ap
ti
c 
b
ia
s
d
ri
ve
(i)
D
C
-t
o-
S
F
Q
fl
ux
st
or
ag
e
time
(ii)
sy
n
ap
ti
c 
b
ia
s
(i)
d
ri
ve
ph
ot
on
se
qu
en
ce
de
te
ct
or
fl
ux
st
or
ag
e
+
-
(b) (c)
(a) thresholdlearning 
rate
gain
S
e
S
i
W
W
T
W
S S
FIG. 1. (a) Schematic of the neuron showing excitatory (Se)
and inhibitory synapses (Si) connected to an integration loop
with a variable threshold. The wavy, colored arrows are pho-
tons, and the straight, black arrows are electrical signals. See
Ref. 10 for details. The dashed rectangle labels the synaptic
update box (W), which is the focus of this work. The number
of fluxons is determined by the synaptic bias current, which
is controlled by W. The photons from the left and right ac-
complish spike-timing-dependent plasticity. The inset at the
lower right depicts the electrical signals used for supervised
learning. (b) Synaptic update in supervised mode. Square
pulses add or remove fluxons from a loop, which strengthens
or weakens the synaptic weight. (c) Synaptic update in unsu-
pervised mode. Photons from pre-synaptic and post-synaptic
neurons are used to change the flux in the loop.
flux-quantum memory cell can be used to switch between
the strong and weak synaptic states in 50 ps. This binary
design can be extended to a multi-stable synapse that
can modify the synaptic weight between the fully poten-
tiated and fully depressed states with hundreds of stable
intermediate levels, and implementations with more or
less resolution are straightforward to achieve. For unsu-
pervised learning, we consider a circuit that can imple-
ment a Hebbian learning rule that potentiates a synap-
tic connection using one photon from the pre-synaptic
neuron and one photon from the post-synaptic neuron.
We generalize this circuit to implement full spike-timing-
dependent plasticity (STDP) wherein a synaptic weight
can be either potentiated or depressed based on Hebbian
and anti-Hebbian timing correlations. This STDP circuit
uses single-photon signals at four ports. Implementa-
tions of short-term plasticity, homeostatic plasticity, and
metaplasticity are discussed in the Appendices. Combin-
ing these synapse designs, it is possible to realize neurons
with a distribution of synapses that update at different
rates as well as ensembles of neurons wherein different
neurons store information about different stimuli learned
at different times, thus achieving a network with rapid
adaptability and long memory retention times necessary
for cognition, as discussed in Ref. 9.
II. CONCEPTUAL OVERVIEW
The field of neural computing [19, 20] is broad and
deep. A rich body of work exists wherein neural concepts
are implemented in software using conventional Boolean
hardware [21–24]. Such technologies are usually referred
to as neural networks. We make the distinction that
neural computing utilizes hardware with neural behav-
ior present in the physics of the devices that implement
the required computations rather than implementing the
neural computational functions with algorithms in soft-
ware. Software neural nets and neural hardware are both
useful and both have promise to affect the advanced com-
puting landscape in coming years.
We further delineate two main modes of operation of
neural computers. In one mode, controlled inputs are
presented to the system, and the system provides an
output. The output from the system is compared to a
desired output, and an error is calculated based on a
cost function. This error is then used to update the con-
figuration of the system, often through backpropagation
[7]. We refer to this mode of operation as “supervised
learning”. Most technologies commonly referred to as
machine learning or deep learning operate in this mode.
The objective of supervised learning is often to train the
hardware to perform a specific task [25].
For larger neural systems performing general cognitive
functions, it is advantageous to operate in an unsuper-
vised manner. In supervised learning, there is an external
means by which properties affecting network operation
can be adjusted (such as by explicitly changing synaptic
3weights or neuron thresholds). In unsupervised learn-
ing, no such external control is available. Unsupervised
learning is scalable in that the user is not required to cal-
culate or adjust the network parameters, so systems with
many more degrees of freedom can be realized. Yet un-
supervised learning requires that internal activity of the
network be capable of adjusting the degrees of freedom
to form a useful representation of the information it is
expected to process. Unsupervised learning usually oc-
curs within spiking dynamical systems. In these dynami-
cal systems, modification of the synaptic weights changes
the structure of the network and therefore adapts the dy-
namical state space [26, 27] based on external stimulus
and internal network activity.
In the present work, we are interested in both super-
vised and unsupervised modes of operation, and we focus
on the means by which synaptic weights can be modi-
fied either externally or internally to enable training and
learning. In unsupervised learning, we are interested in
systems that will interact continuously with their envi-
ronment, be capable of immediately assimilating new in-
formation, and also capable of remembering events as
long as possible. Such competing memory demands are
sometimes referred to as the adaptability-precision trade-
off [28], and the best-performing synapses in this regard
are complex [29] and may have many stable levels [30].
In human subjects, memories have been observed to fade
with a power law temporal dependence [31, 32]. It is dif-
ficult to do better than power law forgetting with plastic
synapses that continually adapt [29], and simple synapses
lose their memory trace most quickly [30]. In the present
work, we show synapses with a number of stable states
ranging from two to hundreds. These synapses have
dynamically variable memory update rates, making the
synapses suitable for power law memory retention.
The neurons under consideration have been described
in Ref. 10, and they are referred to as loop neurons.
They will be employed in the context of superconduct-
ing optoelectronic networks described in Refs. 8 and 9.
In such networks, light is used to communicate signals
between neurons, and when a single photon is received
at a synapse, the signal is converted to a number of flux
quanta [16–18]. We refer to this as a synaptic firing event.
In such a neuron, the role of the synaptic weight is to
change how many flux quanta are generated during a
synaptic firing event. This determines how much current
is added to the neuron’s current integration loop [10], and
therefore how close the neuron is to reaching threshold.
When one or more synaptic firing events add sufficient
current to the neuron’s integration loop to reach thresh-
old, the neuron is induced to produce a pulse of light,
which is distributed to that neuron’s downstream con-
nections. Threshold detection and pulse production are
treated in Ref. 33.
The objective of this paper is to describe the means by
which the synaptic weight can be modified to enable dy-
namically reconfigurable synapses. The photon-to-fluxon
transduction that occurs during a synaptic firing event is
implemented with an SPD in parallel with a JJ, as de-
scribed in Ref. 10. To change the number of fluxons gen-
erated during the synaptic firing event, one can simply
change the current bias across this JJ, referred to as the
synaptic firing junction. The circuits presented here are
designed to dynamically modify the current bias to the
synaptic firing junction, Isy (see Fig. 2 of Ref. 10). We
refer to the circuits that modify Isy as the synaptic up-
date circuits. In general, there will be a chosen weakest
synaptic strength and strongest synaptic strength at each
synapse, and in general the weakest synaptic strength
will be achieved with Iminsy > 0. Thus, it is the goal of
the synaptic update circuit to vary Isy over some range
Iminsy ≤ Isy ≤ Imaxsy . In certain contexts it is sufficient for
Isy to only be able to take two values [20], while in other
learning environments it may be advantageous to be able
to achieve many values of Isy between I
min
sy and I
max
sy .
Discussion of synapses for learning in various contexts is
presented in Sec. VI.
One means of modifying the current bias to the synap-
tic firing junction is depicted in Fig. 2. For systems with
many neurons each with many synapses, we would like
to use a single current source to establish the baseline
synaptic bias to all synapses (I1 in Fig. 2), keeping in
mind that we may need the baseline synaptic bias to be
different for different synapses. This can be achieved by
using a single current bias, I1, and using mutual induc-
tors to couple this current to each synapse. The synaptic
firing circuit is thus biased by a superconducting loop,
referred to as the synaptic bias (SB) loop, and the ob-
jective of the synaptic update circuit is to change the
current in the SB loop, also through mutual inductors.
The circuits presented throughout this work achieve the
various synaptic states by changing the amount of flux
trapped in another superconducting loop, referred to as
the synaptic storage (SS) loop. This basic concept is
shown in Fig. 2, where the SB loop is coupled to both
the main bias, I1, and the dynamic synaptic bias based
on the flux trapped in the SS loop. All circuits presented
in the remainder of this work provide a means to adjust
the flux stored in the SS loop.
To implement supervised learning, we would like to
control the flux stored in the SS loop using simple con-
trol signals, which we take to be square current pulses.
In Sec. III we show that such current pulses can be used
to modify the flux in the SS loop and therefore Isy to im-
plement binary synapses as well as multistable synapses
with many hundreds of levels between Iminsy and I
max
sy .
To implement unsupervised learning, it is necessary for
neuron-generated signals to be capable of modifying the
flux in the SS loop. In Secs. IV and V we show how pho-
tonic signals can be used to change the state of flux in the
SS loop and therefore implement learning rules based on
timing correlations between the two neurons associated
with each synapse.
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FIG. 2. Fluxon memory cell used to achieve binary synapse.
The box labeled S is the synapse receiving the bias current
(see Fig. 1). Circuit parameters are listed in Appendix A.
III. SUPERVISED LEARNING
Several quantities determine the behavior of a synapse.
These include the minimum and maximum values of the
synaptic weight and the number of increments between
the two. For many applications in machine learning, neu-
ral networks, and neuroscience, synapses are treated as
binary elements that can switch between strong (poten-
tiated) and weak (depressed) states [20, 30, 34]. Memory
storage times can be improved if synapses have a large
number of stable states between maximally potentiated
and depressed states [30]. In Ref. 10 it was shown that,
in a superconducting optoelectronic neuron, changing Isy
from 1 µA to 3µA changes the contribution to the neu-
ron’s integrated signal by a factor of 15. In this section,
we demonstrate that the synaptic current can be changed
over this range by adding anywhere from one to hundreds
of fluxons to the SS loop, thereby achieving a range of
synapses from a simple binary synapse to a multistable
synapse with a pseudocontinuum of stable values.
The circuit for enacting a binary synapse is shown in
Fig. 2. This circuit is a standard flux-quantum memory
cell [17, 18] coupled to the SB loop via a mutual induc-
tor [35]. The current delivered to the synapse, Isy, is
shifted by a static value determined by the bias I1 and
the mutual inductors shown in Fig. 2. When there are
no fluxons in the SS loop, Isy = 1 µA, the minimum
value. In this state, the bias currents (Ib1ss and I
b2
ss )
are chosen such that a weakening synaptic update sig-
nal (I−) cannot add a fluxon to the loop, so the synaptic
weight cannot be further depressed. A strengthening sig-
nal can, however, switch Jsu and add one fluxon to the
loop. This transitions the circuit to the potentiated state,
wherein Isy = 3 µA. At this point, further potentiating
signals cannot add additional flux to the loop. The loop
can store only a single fluxon, and it is characterized
by βL/2pi = LIc/Φ0 = 1.8 [17, 18]. The junction and
circuit parameters are given in Appendix A. All param-
eters are typical for superconducting electronic circuits
and straightforward to realize in hardware.
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FIG. 3. Operation of binary synapse. (a) Synaptic bias, Isy,
as a function of time while potentiating and depressing drive
signals are applied. The red and green traces are the drive
signals across the two JJs, referenced to the left y axis. The
blue trace is Isy, referenced to the right y axis. (b) The op-
eration of the storage loop driven with 50 ps switching time.
(c) Temporal zoom of the data in (b).
Figure 3 shows WRSpice [36] simulations of the tempo-
ral behavior of the circuit as it switches between states.
In Fig. 3(a), the circuit is initially in the depressed state.
A pulse of 10 µA drives the circuit to the potentiated
state. Repeated current pulses do not switch the state,
and after the input pulses cease, the cell holds the value
of Isy. Upon the application of a single 10 µA pulse into
the weakening port, the circuit switches back to the de-
pressed state, and repeated applications of this signal do
not further switch the circuit.
In Fig. 3(b) we show the synapse switching between
the depressed and potentiated states every 50 ps. The
time scales of Fig. 3 are extremely fast compared to bio-
logical neural circuits. The speed of these circuits offers
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FIG. 4. Diagram of the synaptic update circuit used for
supervised learning with multiple stable synaptic values. DC-
to-SFQ converters (dashed box) add fluxons to the synaptic
storage loop to increase or decrease the synaptic bias current
applied to the synaptic firing circuit [10]. Values of the circuit
parameters are listed in Appendix A.
intriguing possibilities, as discussed in Sec. VI. Figure
3(c) shows a temporal zoom of a full cycle of the binary
synapse occurring within 50 ps.
For deep learning in neural networks, it is often nec-
essary to increment the synaptic weights in small steps.
To achieve fine weight update, a superconducting loop
capable of storing more than one flux quantum is uti-
lized, as shown in Fig. 4. Flux quanta can be added one
by one using DC-to-SFQ converters [17, 18]. The binary
synapse of Figs. 2 and 3 has been modified to include
two DC-to-SFQ converters: one for potentiating and one
for depressing. When a fluxon is produced by the po-
tentiating DC-to-SFQ converter by the introduction of
a current pulse, I+, the fluxon is added to the SS loop.
When a fluxon is produced by the depressing DC-to-SFQ
converter by the introduction of a current pulse, I−, the
fluxon counter propagates in the SS loop. The inductors
of the SS loop, Lss and Mss can be chosen over a broad
range of values to determine the learning rate and range
of synaptic weights achieved.
Controlled increase of synaptic bias current is again
demonstrated using WRSpice [36]. The results are shown
in Fig. 5. In this calculation, a periodic square wave
drives the DC-to-SFQ converter with 10 µA pulses of 1 ns
duration and 2 ns period. Current is added to the SS loop
in fluxon increments over many input cycles (Fig. 5(a)).
In this case, the value of Isy before any flux has been
added to the SS loop is 2 µA, chosen to be in the mid-
dle of the operational range identified in Ref. 10. For
this calculation, the inductance of the SS loop is 200 nH
(βL/2pi = LIc/Φ0 = 3.8 × 103), leading to the addition
of 2.5 nA to Isy with the addition of each fluxon to the
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FIG. 5. Operation of the synaptic update circuit for super-
vised learning. (a) Synaptic current bias, Isy, is shown by the
blue trace, referenced to the left y axis. The drive signal, I+
is shown without reference to an axis. The square wave has
a 10 µA amplitude and 2 ns period. The main panel shows
detail of the operation on a short time scale, and the inset
shows a ramp from the middle synaptic weight until satura-
tion at the maximum synaptic weight. In this calculation,
Lss = 200 nH, ∆Iss = 10.3 nA per pulse, and ∆Isy = 2.5 nA
per pulse. (b) Schematic of the circuit used to strengthen as
well as weaken synaptic weight. (c) Operation of the circuit as
the synaptic weight is repeatedly ramped between minimum
and maximum values.
loop. This value of inductance (and therefore ∆Isy) can
be chosen over a broad range to set the synaptic update
increment and number of synaptic levels. This value was
chosen to create a SS loop that can store over 1000 flux-
ons between the minimum and maximum values of Isy.
The effects of the number of stable synaptic levels will
be discussed further in Sec. VI.
The inset of Fig. 5(a) shows the behavior of Isy as a
function of time as it is potentiated to saturation. A
fluxon is added to the loop every two nanoseconds. After
approximately 500 fluxons have been added to the loop,
the value of Isy saturates just above 3 µA. This saturation
behavior is advantageous so that a learning algorithm
cannot cause a synaptic weight to grow without bound.
Figure 5(b) shows Isy as a function of time as the po-
tentiating and depressing DC-to-SFQ converters are al-
6ternately employed, analogous to the two drives of the
binary synapse in Fig. 2. For these calculations, an SS
loop with 20 nH inductance was considered to reduce the
time required to achieve saturation. Initially, Isy = 2µA.
Fluxons are added to the SS loop for 200 ns, and Isy
reaches its maximum value of 3.2µA. Figure 5(b) shows
that while the synaptic strengthening drive (I+) is on,
once the SS loop reaches saturation, the value of Isy can-
not be increased. The figure further shows that after the
synaptic strengthening drive is turned off, Isy maintains
its value (i.e., during the time from 200 ns - 250 ns). After
250 ns, fluxons of the opposite sign begin to be added to
the SS loop via the synaptic weakening drive (I−), and
Isy can be driven down to the minimum value (800 nA
in this case). Cycling these drives results in the periodic
behavior seen in Fig. 5(b). It can be seen that during
each strengthening and weakening cycle Isy versus time
has two regions with different slopes. This is due to the
fact that when the current in the SS loop is outside a cer-
tain range, the DC-to-SFQ converter releases two fluxons
per drive cycle. This characteristic is likely of little con-
sequence and may be eliminated with improved circuit
design, possibly by separating the DC-to-SFQ converter
from the SS loop with a JTL.
The circuits of Figs. 2 and 4 have several strengths
when used to establish the synaptic weight of a supercon-
ducting optoelectronic neuron. The nature of the flux-
storage Josephson circuits enables cycling and modifying
the synaptic weights as many times as necessary without
material degradation. The maximum and minimum val-
ues of Isy can be designed to achieve a broad range of
operating conditions. Upon reaching the maximum and
minimum values, the device saturates, eliminating the
possibility of runaway values of synaptic weight. Synap-
tic update can be carried out in a specified number of
increments based on the choice of inductance of the SS
loop. The size of these increments will determine the
learning/forgetting rate of the synapse.
While these characteristics of the circuits are conducive
to implementing a variety of training algorithms based
on back propagation [7] or in conjunction with design
through genetic evolution [37, 38], we would also like to
enable systems that learn using only activity within the
network. We next consider a Hebbian learning circuit,
which strengthens the synaptic weight between two neu-
rons that fire in succession. This will lead to the dis-
cussion of a circuit achieving STDP based on the timing
correlation between pre- and post-synaptic activity.
IV. HEBBIAN UPDATE
The Hebbian update circuit under consideration is
shown in Fig. 6(a). The operation of this circuit is based
on a similar principle to the supervised learning circuits
discussed in Sec. III in that the synaptic bias current Isy
is adjusted based on the amount of flux stored in the
SS loop. In this section we will explore how the DC-
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FIG. 6. Hebbian update. (a) Hebbian synaptic update cir-
cuit diagram. Implements a rule based on temporally cor-
related single photon detection events from the two neurons
associated with the synapse. Circuit parameters are given in
Appendix B. (b) Amount of current added to the synaptic
storage loop, ∆Iss, as a percentage of the saturation current
of the loop, Isatss , versus time delay between upstream and lo-
cal synaptic update photons, ∆t, for four values of Jsu bias
current, Isu. In these calculations, Lss = 1 µH.
to-SFQ converter of Fig. 4 can be replaced by SPDs to
enable flux to be added to the SS loop based on tem-
porally correlated photonic activity within the network.
In particular, we wish to implement a Hebbian update
rule that potentiates a synaptic connection between pre-
and post-synaptic neurons when the pre-synaptic neuron
contributes to the firing of the post-synaptic neuron [1].
In Ref. 10, circuits transducing photonic signals to
supercurrent are discussed. The Hebbian rule re-
quires a two-photon temporal-correlation circuit, like the
temporal-code receiver of Ref. 10, except the asymme-
try of Hebbian update requires an asymmetrical initial
bias to the two correlated SNSPDs. Operation of the
Hebbian update circuit discussed here can be described
qualitatively as follows. When no photons have been de-
tected, the bias Ispd is directed through SPD1. The resis-
tor r1 ensures that SPD2 is unbiased until SPD1 receives
a photon, and therefore photons incident on SPD2 have
no effect on the circuit unless they are incident during a
time window following a detection event by SPD1. Once
a photon has been detected by SPD1, Ispd is redirected to
I2 and I3. The current returns to I1 with a time constant
7of τ1 = L1/r1. If a photon is detected by SPD2 during
τ1, Ispd is predominantly redirected to I3, which can be
sufficient to switch Jsu, the synaptic update JJ, perhaps
many times depending on the bias currents, Ispd and Isu,
and the difference in arrival times between the two pho-
tons, ∆t. More details of circuit design are included in
Appendix B.
During circuit operation, we assume that when the
pre-synaptic neuron fires a photonic pulse, one or more
photons will reach a synaptic firing circuit [10] of the
post-synaptic neuron and bring the neuron closer to its
threshold [9]. We also assume additional photons have
a probability of reaching SPD1 of the synaptic update
circuit shown in Fig. 6(a) to perform the first step in
implementing the Hebbian rule. This photon is labeled
“1” in Fig. 6(a). The probability of reaching SPD1 may
be controlled to modify the learning rate. Similarly, it
is assumed that during a neuronal firing event, the lo-
cal neuron will send photons to its downstream connec-
tions, but also to its local synapse update circuits to ac-
tivate learning by striking SPD2. This photon is labeled
“2” in Fig. 6(a). This self-feedback is also illustrated in
Fig. 1(a).
The duration of the time window after the detection of
the pre-synaptic update photon while the circuit is sensi-
tive to the detection of the post-synaptic update photon
is determined by the time constant L1/r1. In Fig. 6 we
analyze the current added to the SS loop as a function
of the delay, ∆t, for four values of Isu with Ispd fixed
at 10 µA. We plot the change in current in the SS loop
(∆Iss) as a percentage of the SS loop saturation cur-
rent (Isatss ), during Hebbian update events characterized
by delay ∆t. This plot also shows the number of flux-
ons created during each of the events. We see that the
amount of synaptic weight modification depends strongly
on the temporal delay, dropping to zero after roughly τ1.
We also see that the effect depends on Isu, providing a
means by which the memory update rate can be dynam-
ically adjusted during operation via a DC bias current.
This dependence on Isu provides a means to implement
metaplasticity, as will be discussed in Sec. VI. The quan-
tity ∆Iss/I
sat
ss represents the fraction of the synapse dy-
namic range that is acquired in a synaptic update event.
Although the current in the SS loop (and therefore Isy)
can only change by an integer number of flux quanta, the
use of high-kinetic-inductance flux storage loops wherein
thousands of flux quanta can be stored makes this effec-
tively an analog circuit. For the SS loop investigated in
Fig. 6(a), βL/2pi = 1.9× 104.
Hebbian learning rules may be based on average fir-
ing rates of pre- and post-synaptic neurons or on timing
between individual spikes from these neurons [2]. Here
we consider the latter. A timing-dependent learning rule
often takes the form of exponential decay as a function of
the difference in arrival times of pre- and post-synaptic
signals. The form shown in Fig. 6(b) is slightly different
due to Josephson nonlinearities. This modified tempo-
ral dependence is likely of little consequence as it main-
tains the principal function of timing-dependent plastic-
ity, which is to modify the synaptic weight based on
temporal correlation within a specified time window sur-
rounding a neuronal firing event.
While the quantity ∆Iss represents the change in
synaptic weight due to one Hebbian update event, the
area under the curves in Fig. 6(b) will be related to
the learning rate when averaged over many events, be-
cause the delay between the two photons, ∆t, will vary
across events. In Fig. 6(b), the integral of the curve with
Isu = 35 µA is 3.6% of the integral of the curve with
Isu = 38 µA. For Isu = 36 µA, the value is 18%, and for
Isu = 37µA, the value is 48%. This indicates we can dy-
namically change the learning rate across a broad range
by adjusting Isu. A metaplasticity circuit accomplishing
this is discussed in Appendix F.
To further illustrate the performance of this device
and provide intuition regarding operation, Fig. 7 shows
details of the operation during Hebbian update events
for cases with ∆t = 0 ns (Fig. 7(a) and (b)) and with
∆t = 25 ns (Fig. 7(c) and (d)). In these calculations, the
SPDs were modeled in WRSpice as transient resistances
of 5 kΩ lasting for 200 ps introduced at a specified mo-
ment of photon detection. Figures 7(a) and (c) show the
currents I1, I2, and I3 during the time when the junction
is switching. The insets of Figs. 7(a) and (c) show a 100 ns
window, capturing the SPD recovery over a longer time.
Figures 7(b) and (d) show the increase in the current cir-
culating in the SS loop as well as the voltage pulses as
fluxons enter the loop. We see that the Hebbian update
events introduce 25 nA - 200 nA to the SS loop. With
these values, 280 events with ∆t = 25 ns or 35 events
with ∆t = 0 ns will saturate the SS loop. The number of
events that saturate the loop can be adjusted with the
SS loop inductance and with Isu.
While it is helpful to demonstrate a Hebbian update
mechanism using two photons coupled to a simple JJ cir-
cuit, learning rules that can both strengthen and weaken
the synaptic connection are required for neural comput-
ing.
V. SPIKE-TIMING-DEPENDENT PLASTICITY
The STDP we seek to implement performs the Heb-
bian potentiating operation described in Sec. IV, but also
enforces an anti-Hebbian depressing rule wherein a neu-
ronal firing event at the post-synaptic neuron followed
closely by a neuronal firing event at a pre-synaptic neuron
depresses the synaptic weight between the two neurons.
A circuit capable of producing this STDP is depicted in
Fig. 8(a). Much as strengthening and weakening were
accomplished in Sec. III by adding a mirror image of the
strengthening circuit to the SS loop, here we duplicate
the Hebbian circuit of Sec. IV to achieve STDP. The sim-
ilarity of the SPD circuit of Fig. 8(a) and the JJ circuit
of Fig. 5(a) is apparent.
The symmetry between the strengthening and weak-
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FIG. 7. Circuit operation during synaptic update events. (a)
Currents I1, I2, and I3 during a synaptic update event with
Ispd = 7 µA and ∆t = 0 ns. The inset shows the currents
over a longer time period after photon arrival. (b) The cur-
rent stored in the synaptic storage loop and the voltage pulses
corresponding to 106 fluxons entering the loop. (c) Currents
I1, I2, and I3 during synaptic update event with Ispd = 7 µA
and ∆t = 25 ns. (d) The current stored in the synaptic stor-
age loop and the voltage pulses corresponding to 13 fluxons
entering the loop.
ening receiver circuits in the STDP circuit of Fig. 8(a)
is broken based on whether the SPD that is biased in
the steady state receives photons from the pre-synaptic
or post-synaptic neuron. In the synaptic-weakening re-
ceiver circuit, a post-synaptic photon detected by SPD3
followed by a photon from a pre-synaptic neuron detected
by SPD4 introduces counter-circulating flux to the SS
loop. The time constants and biases of the strengthening
and weakening receivers can be adjusted independently.
The WRSpice calculation shown in Fig. 8(b) and (c) il-
lustrates the circuit in operation. Two synaptic strength-
ening events and two synaptic weakening events occur.
The currents associated with synaptic strengthening and
weakening, I+ and I− are shown in Fig. 8(b). The synap-
tic bias current delivered to the synaptic firing junction
[10] is shown in Fig. 8(c). A synaptic strengthening event
occurs with ∆t = 20 ns, followed by a weakening event
with ∆t = 10 ns and another with ∆t = 25 ns. A final
strengthening event occurs with ∆t = 5 ns. The synap-
tic bias current, Isy, is observed to respond as expected
based on the Hebbian analysis in Sec. IV. In this cal-
culation, Lss = 20 nH, and we mention again that the
amount of current added to Iss and therefore Isy during
a synaptic update event can be linearly scaled with Lss
in hardware and with Ispd dynamically. Below a certain
value of Ispd photon detection will not occur, and mem-
ory update will cease. The memory update rate of the
STDP synapse can be controlled by adjusting the fre-
quency of photon absorption events. This consideration
and others related to implementation of these circuits are
discussed in Sec. VI.
The circuit of Fig. 8(a) induces STDP based on photon
detection events from the pre- and post-synaptic neurons.
It may also be possible to achieve STDP entirely in the
electronic domain through the electrical signals produced
during synaptic firing events and neuronal firing events.
One means to use fluxon signals while setting correlation
time constants with L/r (as shown in Fig. 8) is to use
fluxons to switch the gate of an nTron [39]. In Ref. 33 we
show this operation in the context of a neuronal thresh-
olding element. For STDP, the SPDs could be replaced
with nTrons. Fluxons generated by Jsf during synaptic
firing events would represent pre-synaptic activity and
would switch the gates of nTrons replacing the left SPDs
in Fig. 8(a). Fluxons generated by the thresholding junc-
tion, Jth [33], would switch the gates of nTrons replacing
the right SPDs in Fig. 8(a). Hebbian and anti-Hebbian
rules would be implemented based on temporal correla-
tion between pre- and post-synaptic activity, and no pho-
tons would need to be expended for the operation. Yet
the complexity of Josephson circuitry at each synapse
would increase.
While crucial to learning and the interplay between
the structure and function of neural systems, STDP is
only one of many synaptic plasticity mechanisms. De-
spite their significance, discussion of short-term plastic-
ity, homeostatic plasticity, and metaplasticity are rele-
gated to Appendices D, E, and F. Discussion of how the
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FIG. 8. Implementation of spike-timing-dependent plasticity.
(a) Circuit under consideration. (b) The currents I+ and I−
during synaptic update events. (c) The synaptic bias current,
Isy, delivered to the synaptic firing circuit [10] as a function
of time as the synaptic update events of (b) strengthen and
weaken the synaptic connection. The full circuit with the
STDP module (a) delivering Isy to the synaptic firing junction
is shown in Fig. 9 of Appendix C.
parameters of the circuits presented here map to learn-
ing rate and enable quick adaption alongside long-term
memory retention is presented in Appendix G.
VI. DISCUSSION
This work has explored synaptic update circuits capa-
ble of delivering a variable synaptic bias current to the
synaptic firing circuits presented in Ref. 10. We have in-
vestigated manipulation of the synaptic weight through
external input of square wave pulses, as would be desir-
able for supervised learning, as well as manipulation of
synaptic weight via photon detection events, as would
be desirable for unsupervised learning. As an extension
of supervised learning, it is interesting to consider using
JJ circuits for fast control of synaptic weights. Using
Josephson driver circuits [40–42], synaptic weights could
be precisely dynamically controlled. In Sec. III we showed
simulations of cycling between weak and strong synaptic
weights with no perceptible hysteresis at 10 GHz. Fir-
ing rates of superconducting optoelectronic neurons are
likely to be limited to below 1 GHz due to SPD recovery
time and emitter lifetime. Operation with network cy-
cles having oscillation frequencies up to 20 MHz is likely.
The potential to vary synaptic weight at much higher fre-
quencies (10 GHz) introduces the possibility that synap-
tic connections could be weighted in the frequency do-
main. The same synaptic weight between two neurons
could be strong in some Fourier components and weak in
others.
For unsupervised learning, we considered circuits com-
bining single–photon detectors and Josephson junctions
to implement unsupervised synaptic update rules based
on photons received from correlated neuronal firing
events. For full spike–timing–dependent plasticity, the
synaptic update circuits described here provide ports for
four photons: one strengthening photon from both the
pre–synaptic and post–synaptic neuron, and one weaken-
ing photon from both the pre–synaptic and post–synaptic
neuron. For a single synaptic strengthening or weaken-
ing event, two of these photons must be present. When
optically implementing a synaptic update rule based on
timing correlation, it is difficult to achieve a circuit re-
quiring fewer than two photons.
Other forms of photonic synapses have recently been
developed and offer utility in multiple neural contexts
[43–47]. One can leverage phase shifts in microrings
[44, 45] or Mach-Zehnder interferometers (MZIs) [46] to
adjust synaptic weight. Thermal tuning is often em-
ployed to implement the phase shifts. Thermal tuning
requires more power than is suitable for this hardware
platform. Phase shifters may be also be large if MZIs are
used, and phase shifters may require exotic materials,
which limit scaling if electro-optic effects are leveraged.
If different synaptic channels are addressed with differ-
ent frequencies of light, the out-degree of a node in the
network is limited by the multiplexed channel spacing.
Approaches using MZIs for weighting and routing have
the disadvantage that STDP cannot be implemented be-
cause modifying a single phase shifter in the network af-
fects many synaptic weights. One approach to synap-
tic weighting in the photonic domain utilizes a variable
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optical attenuator at each synaptic connection. Phase-
change materials have been employed as such variable
attenuators [47], and the absorption of phase change ma-
terials can be affected with pulses of light, thus intro-
ducing a Hebbian-type synaptic weight update process.
While such an approach may be useful for certain types
of neural circuits, update of these synapses requires too
many photons to be useful for the energy-efficient neu-
ral computing scheme developed here (billions of pho-
tons per update operation for phase change versus sin-
gle photons for superconducting optoelectronics). It is
also not clear how anti-Hebbian synaptic update can be
introduced to enable full spike-timing-dependent plastic-
ity. It remains to be seen if other synaptic operations
such as short-term plasticity, homeostatic plasticity, and
metaplasticity can be achieved with phase-change ma-
terials. Synaptic weights that attenuate a signal in the
optical domain require more light from neuronal firing
events, and many photons are simply absorbed at weak
synapses. By contrast, using photons for communication
but weighting in the superconducting domain, as pre-
sented here, uses fluxons to change the synaptic weight,
and they can be generated with orders of magnitude less
energy than photons. While all of these approaches to
synaptic weighting may be useful in different contexts,
we have developed the synapses presented in this work
based on simultaneous considerations of power, complex-
ity, scalability, speed, and size in the context of the su-
perconducting optoelectronic hardware platform [8, 9].
An important weakness of the synapses presented here
is they lose all memory when superconductivity is bro-
ken. The neuromorphic system must remain below Tc to
preserve what has been learned. This class of Frosty the
Snowman memory may be augmented by devices that can
be heated, such as magnetic Josephson junctions [48–50].
It would be appealing if the state of memory in the plastic
synapses described here could be transferred to long-term
magnetic memory, perhaps during a sleep phase.
Another potential challenge for this type of memory in
loop neurons is flux trapping. The synaptic integration
loops discussed in Ref. 10 are likely to include resistors
to give a leak rate. Trapped flux in those loops will be
less problematic. The synaptic storage loops that set
the synaptic weights are intended to store flux for a long
time to maintain memory, so they will not include resis-
tors. In this case, trapped flux will produce variations
in the initial synaptic weights across an ensemble. For
binary synapses, this will result in some synapses being
initialized with strong synaptic weight, and some with
weak. For SS loops with high inductance, stray flux will
induce a small current, so the perturbation may be small
relative to the dynamic range of the synapse. For large
ensembles of synapses, the statistical variation may be
tolerable or even advantageous. If flux proves problem-
atic, techniques used to shield superconducting qubits
can be employed [51].
In Ref. 9 we argue that a dynamical system capable
of differentiated processing and information integration
across spatial and temporal scales underlies cognition. In
Ref. 10 we introduced the relaxation oscillators and den-
dritic processing loops capable of implementing the tem-
poral synchronization operations necessary for integrat-
ing information in time. Network synchronization and
synaptic plasticity are mutually constructive phenomena
in that synaptic strengthening through spike timing is
more likely to occur when the firing of two neurons is
correlated, and the strengthened synapses, in turn, make
the correlated neurons more likely to synchronize. Net-
works with small-world structure [52, 53] and dynam-
ics characterized by self-organized criticality are crucial
to achieving information integration. Hebbian learning
rules and STDP have also been shown to convert ran-
dom networks into small-world networks and to give rise
to self-organized criticality [5, 54]. Creation of hard-
ware capable of supporting complex networks and synap-
tic learning mechanisms will provide a powerful tool for
the investigation of the relation between critical network
dynamics and cognitive function. In the present work
we have shown the complex synaptic behavior necessary
for rapid adaptation, long-term memory retention, and
synaptic update based on network activity. Networks of
neurons connected by these synapses will be capable of
integrating information learned at many times in many
contexts in a single dynamical state.
This work has focused on changing synaptic weights
in superconducting optoelectronic neurons. A central
question of the hardware platform remains: how are the
photons created? This question is addressed in the next
paper in this series, Ref. 33.
This is a contribution of NIST, an agency of the US
government, not subject to copyright.
11
Appendix A: Circuit parameters of supervised
memory cells
The memory cell of Fig. 2 has been designed with
the following circuit parameters. Ib1ss = 38µA, Ib2ss =
20 µA, Lss = 90 pH. The four inductors comprising the
two mutual inductors are labeled L1 − L4 from left to
right. Their values are L1 = L2 = 45 pH, L3 = L4 =
18 pH.
The memory cell of Fig. 4 has been designed with the
following circuit parameters. The inductors comprising
the DC-to-SFQ converter are, from left to right, L1 =
80 pH, L2 = 60 pH, L3 = 300 pH. The bias to the DC-to-
SFQ converter is IDC = 73µA. The drive current pulses
are I+ = 10µA with 100 ps rise and fall time and 1 ns
duration. The bias to the JJ in the SS loop is Ibss = 34µA.
The mutual inductor parameters between the SS loop and
the SB loop and from the SB loop to I1 are, from left to
right L1 = 18 pH, L2 = 190 pH, L3 = 18 pH, L4 = 18 pH,
and I1 = 27µA. With Lss = 20 nH, ∆Iss = 103 nA per
pulse, ∆Isy = 25 nA per pulse. The SS loop can store
−4.94 µA < Iss < 4.96 µA.
In this work, all Josephson junctions have Ic = 40µA.
In contrast to the circuits of Ref. 10 where JJs with
Ic = 10µA were used, these JJs do not switch with every
synaptic firing event, and consequently, using lower Ic for
power minimization is less important. Using Ic = 40µA
leads to circuits with wider operating margins and ease
of fabrication. We argue in Refs. 33 and 55 that using
JJs with Ic = 40 µA for the circuits of Ref. 10 would
also be satisfactory. The JJs in this work [10] have been
simulated with βc = 0.95, corresponding to slightly over-
damped junctions [17, 18].
Appendix B: Considerations for Hebbian circuit
design
To achieve the desired Hebbian operation with the
circuit of Fig. 6(a), several considerations are pertinent.
When SPD1 detects a photon, it needs to direct current
predominantly to I2, and not to I3. When SPD2 de-
tects a photon, it needs to direct current predominantly
to I3, and not to I1. These considerations inform us that
we should choose L2  L3 and L3  L1. We choose
L2 = 12.5 nH for this study. Such a small SPD may have
reduced detection efficiency, but the inefficiency is toler-
able for this purpose, because synaptic update will occur
only rarely to optimize memory retention [20, 30]. We
then choose L3 = 125 nH, and L1 = 1.25 µH. The choices
for r1 and r2 are made to achieve the desired temporal be-
havior. The L/r time constants must be long enough to
ensure the SPDs do not latch. Beyond this, they can be
chosen to achieve the desired learning performance. We
choose τ1 = 50 ns and τ2 = 5 ns to facilitate WRSpice
analysis, but longer time constants may be necessary in
practice.
The circuit parameters relevant to Fig. 6(a) are as fol-
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FIG. 9. Synaptic update circuit supplying Isy to synaptic
firing circuit.
lows. Inductor values are L1 = 1.25 µH, L2 = 12.5 nH,
L3 = 125 nH. Ispd = 7µA - 10 µA. The bias to the synap-
tic update junction is Ibsu = 38 µA, and the bias to the
synaptic storage junction is the same. The resistors r1
and r2 can be chosen to achieve the desired correlation
time window.
Appendix C: Synaptic update circuit supplying
synaptic firing circuit
The circuit configuration combining the synaptic up-
date circuit of this work with the synaptic firing circuit
of Ref. 10 is shown in Fig. 9. Bias current I1 can be used
to supply many synapses. A buffer stage (Jb1 and Jb2)
isolates the SI loop from flux generated during synap-
tic firing events. Initial simulations of this configuration
show that the buffer can employ junctions with Jb1 hav-
ing 10µA Ic (same as Jsf of Ref. 10), and Jb2 with 40µA
Ic used throughout this work.
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Appendix D: Short-term plasticity
Short term plasticity varies the post-synaptic response
to a pre-synaptic pulse train [3] on a time scale close to
the inter-spike interval [1]. Short term plasticity acts as
a filter, and the response can be low-pass, high-pass, or
band-pass depending on a number of factors. These var-
ious filtering operations can be achieved in loop neurons
with the addition of typical SPD/JJ loop circuits that
change their state in response to pre-synaptic activity,
either from photons from the pre-synaptic neuron or flux-
ons generated during the synaptic firing event. A circuit
that may be utilized to perform the filtering operations
of short-term plasticity using additional JJs and the flux-
ons produced during a synaptic firing event is shown in
Fig. 10. This circuit expands upon the synaptic receiver
circuit of Ref. 10. Two additional JJs have been added in
series to the junction in the Josephson transmission line,
Jjtl. These JJs are coupled to independent loops that
are inductively coupled to the synaptic bias loop. In the
absence of synaptic activity, the bias is set by Isy, just as
before. However, during a synaptic firing event, the two
additional junctions also switch. Therefore, flux is cou-
pled to the synaptic integrating loop, as before, but flux
is also added to two new loops, the short-term facilitating
loop (SF), and the short-term depressing loop (SD). The
SF loop will add current to Isy, effectively strengthen-
ing the synaptic weight, and the SD loop will reduce the
current to Isy, effectively weakening the synaptic weight.
Therefore, the sign of the mutual inductance of the two
loops is opposite, and their magnitude may differ. The
time constants of the SF and SD loops can be set inde-
pendently, and they will likely be slightly longer than the
inter-spike interval of pulse trains in the system (≈ 1 µs).
A given synapse may employ one or both loops as re-
quired for information processing, and a given neuron is
likely to benefit from an ensemble of synapses with di-
verse short-term filtering responses.
Short-term facilitation may operate such that the first
pre-synaptic pulse evokes no post-synaptic response, and
only after several pulses has the synaptic weight been
facilitated to the point of communicating subsequent
pulses. The circuit of Fig. 10 would need to be modified
to achieve this behavior, as facilitation and depression
both depend on the switching of the junctions, which re-
quires successful pre-synaptic transmission. Such short-
term facilitating behavior can be accomplished by intro-
ducing an additional SPD explicitly for short-term plas-
ticity. This SPD would receive photons from the pre-
synaptic neuron, just as the SPD in the receiver circuit
shown in Fig. 10, but the additional SPD would add no
flux to the SI loop upon firing, and would instead only
adjust the flux in the SF and SD loops.
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FIG. 10. Circuit for implementing short-term plasticity.
Synaptic firing events cause the junctions in the short-term
facilitating and short-term depressing loops to generate flux.
The flux in the facilitating loop acts to temporarily achieve
synaptic gain, and the flux in the depressing loop acts to
temporarily suppress the synaptic efficacy. The inductances
of the loops determine the magnitude of their effects, and the
L/r time constants determine the temporal envelope. Inde-
pendent control of L and r in each of the loops shapes the
filter response.
Appendix E: Homeostatic plasticity
The function of homeostatic plasticity is to modulate
synaptic efficacy in response to a running average of post-
synaptic neuronal activity to keep neuronal gain within
a useful dynamic range [56]. A loop neuron circuit can
implement homeostatic plasticity with fluxons generated
by thresholding events of the post-synaptic neuron. One
means to achieve this operation is shown in Fig. 11.
Whereas the short-term plasticity circuit of Appendix
D made use only of signals generated by a synaptic fir-
ing event, the homeostatic plasticity circuit makes use
only of signals generated by post-synaptic neuronal fir-
ing events. The homeostatic plasticity (HP) loop is nega-
tively inductively coupled to the synaptic firing junction
(Jsf), meaning flux added to HP reduces the bias to Jsf ,
thereby depressing the synaptic efficacy. By choosing an
L/r time constant for the HP loop that is longer than
the neuron’s typical inter-spike interval, the negative HP
feedback depends on a sliding temporal average of post-
synaptic neuronal firing activity [57].
Appendix F: Metaplasticity
Homeostatic plasticity (Appendix E) is one example of
a plasticity mechanism that compensates for neural activ-
ity on longer time scales to adjust learning rate. Homeo-
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FIG. 11. Circuit for implementing homeostatic plasticity. A
fluxon generated by the thresholding junction during a neu-
ronal firing event changes the flux state of the homeostatic
plasticity loop. This flux is inductively coupled to the bias of
the synaptic firing junction.
static plasticity is a response to a sliding temporal aver-
age of the post-synaptic neuron [57, 58]. Metaplasticity
refers more generally to mechanisms that adjust not the
synaptic efficacy, but the rate of change (or probability
of change) of synaptic efficacy. Here we discuss a loop
circuit that achieves a metaplastic response [28, 29, 59]
based on both pre-synaptic and post-synaptic activity
using similar SPD/JJ circuits to those developed for the
STDP circuit of Sec. V.
The circuit under consideration is shown in Fig. 12.
The concept here is similar to many other operations
in loop neurons. The fractional change in synaptic effi-
cacy (α, see Sec. VI) incurred during an STDP update
event in the STDP circuit of Sec. V depends on the mag-
nitude of the current through the junctions in parallel
with the SPDs. The function of the metaplastic circuit
of Fig. 12 is to modify these bias currents based on corre-
lated pre-synaptic and post-synaptic activity. To achieve
this operation, the same circuit block that is employed
to adjust Isy during a plasticity (efficacy update) event
is also employed to adjust the JJ bias during a metaplas-
ticity (learning rate update) event. With this circuit, the
amount the synaptic efficacy is adjusted during an STDP
update event depends on the flux trapped in the meta-
plasticity (MP) loops. The learning rate depends on both
the efficacy update frequency as well as the magnitude of
each update (see Sec. VI). Thus, by changing the magni-
tude of the updates, the metaplastic circuits modify the
learning rate.
Considering the metaplastic circuits in the context of
the synapse as a whole [10], the state of the synapse
is associated with the flux in the synaptic integrating
loop. The rate of change of the state of the synapse is
associated with the flux in the synaptic storage loop. The
rate of change of the rate of change of the state of the
synapse is associated with the flux in the metaplasticity
loops. By cascading additional loops, one can continue
the hierarchy of synaptic loops that record the state of
the synapse and its derivatives. We suspect the three
levels of hierarchy presented here will suffice for many
applications.
At this point, a basic algorithm for loop neuron design
has emerged. For each synaptic function, add an SPD,
a JJ, and a loop. Inductively couple the loop bias cur-
rents as functionally appropriate. Choose time constants
carefully. Repeat until there is no more space. As the
number of plasticity operations, and therefore SPDs, JJs,
and loops, grows large, it may be possible to reduce the
component count by using the same SPDs, JJs, and loops
for multiple operations.
The circuits for various forms of synaptic plasticity pre-
sented in these Appendices are motivated qualitatively,
and superior designs are undoubtedly possible. The cir-
cuit implementations for STDP, short-term plasticity,
homeostatic plasticity, and metaplasticity are intended
to convey the potential for diverse synaptic functionality
achievable with superconducting optoelectronic circuits
in the context of loop neurons. Because synaptic op-
erations use few photons and fluxons, they are energy
efficient. Scaling in complexity will likely be limited by
fabrication challenges and device real estate.
Appendix G: Learning rate and memory retention
To discuss synaptic update, it is helpful to define sev-
eral parameters. We follow the conventions of Refs. [29]
and [30]. We refer to the normalized synaptic weight as
w, where w = 0 corresponds to the minimum synaptic
weight (in general not corresponding to a synaptic effi-
cacy of zero), and w = 1 corresponds to the maximum
synaptic weight. The spacing between synaptic levels is
denoted by α. The total number of stable synaptic states
between w = 0 and w = 1 is 1/α. Reference 29 defines a
candidate plasticity event as “the occurrence of a pattern
of activity that could potentially lead to synaptic modi-
fication.” These event occur at a rate r. The probability
that one of these events is a candidate for strengthening
(Hebbian) is f+, and the probability that it is a candi-
date for weakening (anti-Hebbian) is f−. The symbol q
denotes the “size of the potentiation and depression mod-
ifications” when synaptic update occurs [30]. Synaptic
strengthening occurs at a rate qf+r, and weakening oc-
curs at a rate qf−r. The synaptic efficacy update rates
as a fraction of the full synaptic efficacy range are given
by αqf+r and αqf−r. The initial signal–to–noise ratio
of a memory upon storage is denoted by S0/N0, and is
proportional to the number of synapses which have been
modified by the memory.
In the context of the circuits described here, w is re-
lated to the synaptic bias current, Isy, which determines
the synaptic efficacy. The synaptic efficacy is manifest
physically as the current added to the NI loop during
a synaptic firing event [10]. In this work we have been
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FIG. 12. Circuit for achieving metaplasticity with single-photon update events. The metaplasticity loop stores a history of
pre-synaptic/post-synaptic correlation events, and this trapped flux is inductively coupled to the bias of the STDP update
circuitry. Hebbian/anti-Hebbian correlation circuits are shown, but symmetrical correlation circuits [10] could also be used.
Single-photon detectors could be replaced by nTrons to utilize only local electrical signals.
treating Isy = 1 µA as the w = 0 state of the synapse,
and Isy = 3 µA as the w = 1 state of the synapse. For
the binary synapse of Figs. 2 and 3, 1/α = 1. For the
multi–stable synapse of Figs. 4 and 5, 1/α was shown
to be nearly 1000. α is determined by the synaptic stor-
age loop inductance, and can take a wide range of val-
ues. The rate r at which candidate Hebbian and anti-
Hebbian events occur depends on the firing rates of the
network, and this parameter is normalized out of analy-
ses of memory retention times. The probabilities f+ and
f− also depend on network activity and in general can-
not be relied upon to be precisely balanced [30]. In the
circuits described here, f+ and f− can be engineered by
changing the number of photons that are directed to the
STDP receiver SPDs during each neuronal firing event.
This number of photons can be much less than one so
that a single photon is rarely directed for plasticity and
synaptic update is infrequent. For example, we may op-
erate in a mode wherein a pre–synaptic neuron sends one
photon to each downstream synaptic firing port, one pho-
ton to each downstream synaptic update strengthening
port, and one photon to each downstream synaptic up-
date weakening port during each neuronal firing event.
The rate at which the post–synaptic neuron sends pho-
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tons to its own synaptic update ports then controls f+
and f−. This hardware-defined means of setting f+ and
f− can vary across a synaptic population. This approach
to slow stochastic learning has the benefit of requiring
few photons per neuronal firing event. A neuronal firing
event would need to produce 3kout photons, where kout is
the number of synaptic connections directed away from
the firing neuron.
The size of synaptic modifications, q, is determined in
the STDP circuit by the values of Ispd1, Ispd2, I
+
su, and
I−su. As shown in Fig. 6, changing Isu changes the amount
of current added to the SS loop during a synaptic update
event, and therefore changes the current bias, Isy, which
sets the synaptic weight during a synaptic firing event.
Investigation of the limits of memory retention in the
presence of ongoing plasticity [30] reveals that memory
lifetimes can be improved linearly with the number of
stable synaptic states, 1/α. The expense is a decreased
signal–to–noise ratio of stored memories, S0/N0. Refer-
ence 30 further discovered that synapses in which q is
a function of w (“soft bounds”) performed well for ex-
tending memory storage times while maintaining high
S0/N0. The circuits discussed in the present work can
implement such soft bounds by inductively coupling Isu
to Iss so that Isu approaches some minimum value as the
synaptic storage loop approaches saturation.
In addition to plasticity and multi–stable synapses,
power law memory retention is likely to make use of in-
ternal synaptic states [29] that do not alter the efficacy of
the synapse, but do affect the probability that a future
Hebbian event will update the synaptic weight as well
as affect the magnitude of that update, should it occur.
This corresponds to states of the synapse with different
values of q, but the same value of Iss. Circuit modifi-
cations that adapt learning rate in response to internal
and external activity are referred to as metaplastic [59].
Using synapses with complex internal states allows for
rapid incorporation of new information while maintain-
ing stable, long–term memories [28–30, 34, 59]. A route
to achieve metaplasticity in the circuits presented here
is to vary Isu, the current that determines the amount
of synaptic shift during an update event. Thus, in the
circuits presented here, we have q(Isu). By changing Isu
in time, plasticity can be present in an ensemble during a
certain period of training, and then subsequently turned
off, allowing those memories not to be corrupted by sub-
sequent activity. Isu can by dynamically varied exter-
nally to implement supervised metaplasticity, or Isu can
be modified by activity within the network using similar
receiver circuits to those presented for STDP (see Ap-
pendix F). Activity dependent modification not only of
Isy, but also I
+
su1 and I
−
su (see Fig. 8) is likely to provide
mechanisms to adjust synaptic update rates to ensure
the dynamic range of the synapses is matched to cortical
activity [56, 57] (see Appendix E).
Reference 29 elucidates that a network of heteroge-
neous synapses with a varying number of stable states
does not outperform a network of binary synapses with
multiple internal states, but a network of heterogeneous
synapses with different numbers of stable states as well
as multiple q states was not investigated. This combi-
nation is likely to achieve the best of both worlds. The
optoelectronic synapses of the present work have the op-
portunity to achieve spike–timing–dependent plasticity
with a large number of stable levels as well as a large
number of q states affecting adaptation rate. If the goal
is to achieve a learning system that can rapidly incorpo-
rate new information while retaining memories for a long
time, neural systems must incorporate synapses that vary
by different amounts and over different time scales. On
a given neuron, or across an ensemble of neurons, a set
of synapses may be heterogeneous in multiple capacities.
The synapses may have a distribution in terms of number
of stable states (1/α), and they may have a distribution
in learning rate, manifest in q(Isu). Synapses that are up-
dated infrequently and in small increments will store old
wisdom. Binary synapses that switch readily bring fresh
eyes. Neurons comprising primarily fresh eyes synapses
bring fresh eyes to a network, and neurons comprising
primarily synapses that were trained long ago and rarely
change bring old wisdom. The ability to integrate infor-
mation from a network of synapses with different learning
rates trained at different times is advantageous for net-
works with optimal, power law forgetting rates. An en-
semble of synapses is also likely to benefit from a diversity
of short-term and homeostatic plasticity mechanisms, as
discussed in Appendices D and E.
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